Assembling Low-Level Tests to High-Level Symbolic Test Frames

A hierarchical test generation approach for digital systems which uses register-transfer (RT) and gate level system descriptions is presented. The proposed test generator implements novel fault simulation and test generation approaches based on alternative graph models. A uniform fault model and uniform simulation and decision procedures are used at both levels. Experimental results showing the efficiency of the approach are provided.